A VLSI architecture for separable 2-D discrete wavelet transform
Journal of VLSI Signal Processing
In this paper, an efficient semi-systolic array architecture for separable 2-D Discrete Wavelet Transform (DWT) is introduced. The semi-systolic array is applicable to any convolution that requires an arbitrary subsampling function. The semi-systolic array presents a better implementation of the convolution function of DWT. This kind of implementation offers a higher efficiency compared to regular systolic implementation when applied for 2-D DWT. The architecture has an efficiency of at least 91% which increases proportional to the number of octaves with no change in the architecture design except for minor modifications to the control logic and memory size. The propose architecture is scalable for different size of filter and different number of octave. The communication routing is minimum since data transfers are limited to immediate neighboring processors. The components of the architecture are fairly regular and consist of minimum number of computational units which makes it a good candidate for VLSI implementation.
Limqueco, J. C., & Bayoumi, M. A. (1998). A VLSI architecture for separable 2-D discrete wavelet transform. Journal of VLSI Signal Processing, 18, 125-140. Retrieved from https://animorepository.dlsu.edu.ph/faculty_research/7425
Wavelets (Mathematics); Transformations (Mathematics); Systolic array circuits