Hardware design and implementation of genetic algorithm for the controller of a DC to DC boost converter

College

Gokongwei College of Engineering

Department/Unit

Electronics And Communications Engg

Document Type

Article

Source Title

Jurnal Teknologi

Volume

78

Issue

5-7

First Page

117

Last Page

122

Publication Date

1-1-2016

Abstract

Controllers for DC to DC Boost Converters have evolved from simple control method to those that involve the use of fuzzy logic controllers. In many implementations, Proportional Integral Derivative (PID) controllers are commonly employed. In this paper, a genetic algorithm for tuning the PID controller of a DC to DC Boost Converter is hardware modelled and implemented on a Field Programmable Gate Array (FPGA) using Verilog as tool for the design entry. The goal of embedding genetic algorithm into the controller is to search for the best PID parameters that will yield fast settling time of the booster at an output of 6V. The hardware implementation allows the controller to tune itself by searching for the best Kp, Ki and Kd values that will give the best settling time. Significantly, this eliminates the need for a separate computer to do the searching routine. Test results of the circuit implemented yielded promising results. When compared to previous researches, the genetic algorithm employed yielded good PID parameters that resulted to a settling time as low as less than 60m sec. © 2016 Penerbit UTM Press. All rights reserved.

html

Digitial Object Identifier (DOI)

10.11113/jt.v78.8725

Disciplines

Controls and Control Theory | Electrical and Electronics

Keywords

DC-to-DC converters; PID controllers; Genetic algorithms

Upload File

wf_yes

This document is currently not available here.

Share

COinS