Flip-chip package solder-underfill reliability using finite element analysis

College

Gokongwei College of Engineering

Department/Unit

Mechanical Engineering

Document Type

Article

Source Title

Results in Engineering

Volume

24

Publication Date

2024

Abstract

A semiconductor package is responsible to safeguard the die from the external environment that can affect its performance and reliability. A flip-chip package ensures that the assembly, which is capable of high input-output function, maintains its operation and safeguards the interconnection paths particularly the solder ball defor- mation and fatigue. In this study, a finite element analysis model of the solder-underfill layers of a flip-chip package was developed and validated by statistical comparison of the warpage and stress from experimental data and theoretical calculations of composite deformation and stress. Quarter modeling reduces the computa- tional load while maintaining sufficient detail that allows for efficient use of computational resources. It is then complemented by the design of experiment which systematically varied the parameters to explore the design space and optimize the configuration. Moreover, the method was able to account for nonlinear effects, especially on the impact of solder content on die stress. This provides a more precise control over the thermo-mechanical behavior of the package which would lead to more informed decisions in designing packages. The results have shown desirability of 0.8491 with an optimal layer thickness setting of 0.06 mm and solder content of 18.1 % in consideration of the nonlinear factor effect of solder content on the die stress.

html

Digitial Object Identifier (DOI)

10.1016/j.rineng.2024.103556

Disciplines

Mechanical Engineering

Keywords

Flip chip technology; Finite element method; Experimental design

Upload File

wf_no

This document is currently not available here.

Share

COinS