Design of a low voltage bipolar delta-sigma ADC with CIC decimation filter

College

Gokongwei College of Engineering

Department/Unit

Electronics And Communications Engg

Document Type

Archival Material/Manuscript

Publication Date

2011

Abstract

This study focuses on the design of signed 10-bit Delta-Sigma Analog to- Digital Converter (DS-ADC) that can operate at 1.5V supply using 0.35um technology that is normally intended to work at 3.3V. The design has an oversampling ratio (OSR) of 128, a signal bandwidth of 4 KHz, which covers the human voice bandwidth, and a maximum sampling frequency of 1.024 MHz. The design is composed of a 1st Order Delta-Sigma Modulator and a 2nd Order Cascaded Integrator Comb (CIC) decimation filter as its digital signal processor (DSP). The DS-ADC is characterized and implemented using Tanner tools and LTSpice tool.

html

Disciplines

Electrical and Electronics

Keywords

Analog-to-digital converters

Upload File

wf_no

This document is currently not available here.

Share

COinS