Bliss: Gate-level netlist to mixed-signal spice simulation environment synthesis tool

Date of Publication

2012

Document Type

Master's Thesis

Degree Name

Master of Science in Electronics and Communications Engineering

Subject Categories

Electrical and Electronics

College

Gokongwei College of Engineering

Department/Unit

Electronics and Communications Engineering

Thesis Adviser

Roderick Yap

Defense Panel Chair

Ann E. Dulay

Defense Panel Member

Edwin Sybingco
Cesar A. Llorente

Abstract Format

html

Language

English

Format

Electronic

Accession Number

CDTG005125

Shelf Location

Archives, The Learning Commons, 12F Henry Sy Sr. Hall

Physical Description

1 computer disc ; 4 3/4 in.

Upload Full Text

wf_no

This document is currently not available here.

Share

COinS