Full-custom design of UART with IrDA encoder/decoder

Date of Publication

2011

Document Type

Bachelor's Thesis

Degree Name

Bachelor of Science in Electronics and Communications Engineering

College

Gokongwei College of Engineering

Department/Unit

Electronics and Communications Engineering

Thesis Adviser

Roderick Yao Yap

Defense Panel Chair

Ann E. Dulay

Defense Panel Member

Miguel O. Gutierrez
Bernard F. So, Jr.

Abstract/Summary

In digital systems, data is transmitted from one device to another which is known as the terminal equipment. Typically, these digital devices read and process the data in a form different from that required for data transmission. In order to transmit information, data has to be converted into serial form for it to fit the transmission medium or the communications equipment. Meanwhile for data to be recognized by the terminal device, it has to be in parallel form. This conversion from parallel to serial and serial to parallel from is done by the Universal Asynchronous Receiver and Transmitter.

The Universal Asynchronous Receiver Transmitter or otherwise known as the UART can be found in almost every smart device. Aside from the conversion of data, the UART is the one responsible for allowing external devices to communicate with each other. This is usually done through the use of cables or RS-232 connectors. However, the RS-232 will be eliminated since it will be replaced with IrDA so that it can receive and transmit data wirelessly. In addition, the transmitter of the UART is responsible for inserting the start bit, stop bit, and parity bit. On the other hand, it also has the means to detect any parity error in its receiving state. In short, the UART controls the flow of data.

The main focus of the thesis is to design our own UART based on the Zilog architecture using VHDL. Data transmission would then be checked and verified using the IrDA technology. The information being sent would be further converted into its infrared form to be transmitted wirelessly towards the receiver. Once the prototype is functioning correctly, the group continued to translate the VHDL code into Spice codes which was then finally implemented into the Layout Editor.

Abstract Format

html

Language

English

Format

Print

Accession Number

TU14738

Shelf Location

Archives, The Learning Commons, 12F, Henry Sy Sr. Hall

Physical Description

283 leaves: ill. (some col.) 28 cm.

This document is currently not available here.

Share

COinS