Date of Publication


Document Type

Master's Thesis

Degree Name

Master of Science in Electronics and Communications Engineering

Subject Categories

Electrical and Electronics | Systems and Communications


Gokongwei College of Engineering


Electronics And Communications Engg

Thesis Adviser

Roderick Y. Yap

Defense Panel Chair

Ann E. Dulay

Defense Panel Member

Miguel O. Gutierrez
Cesar A. Llorente


With the increasing demand of DC-DC converters due to the booming industry of handheld devices such as laptops, cellular phones, audio and video players, and digital cameras, plenty of techniques is being developed to regulate the voltage of the converters. This study introduces a digital proportional-integral-derivative (PID) controller with different decision levels based on output voltage and current levels. The PID controller is realized in hardware description language (HDL), which is employed in Xilinx Spartan 3E FPGA platform, and prototyped to regulate the output voltage of a boost converter. The controller uses pulse width modulation (PWM) and pulse frequency modulation (PFM) depending on the load current. At high load current, the controller runs in PWM mode with fixed frequency of 20 kHz, while at low load current, it switches to PFM mode with constant pulse duration of 10 μs. The pulse width or pulse repetition time is calculated using incremental PID algorithm until the output voltage reaches the target window of output voltage level. Experimental results show good voltage regulation and efficiency. Also even with input and load disturbances, the controller exhibits acceptable performance in limiting output voltage fluctuations. In addition, the design has decent reliability. The design does not require high resolution analog-to-digital converter (ADC) for capturing the output voltage and load current, and has significant potential to be implemented in application specific integrated chips (ASIC) or any programmable digital devices.

Abstract Format






Accession Number


Shelf Location

Archives, The Learning Commons, 12F Henry Sy Sr. Hall

Physical Description

xvi, 140 leaves, 28 cm.


PID controllers; Field programmable gate arrays

Upload Full Text


Embargo Period